



#5

PATENTS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Paul Michael TIERNAN

Application No. 10/003,584

Filed: November 26, 2001

For: LOOP VOLTAGE DETECTION CIRCUIT


**CLAIM FOR FOREIGN PRIORITY UNDER 35 U.S.C. § 119
AND SUBMISSION OF PRIORITY DOCUMENT**BOX MISSING PARTS
Commissioner for Patents
Washington, D.C. 20231

Sir:

Attached hereto is a certified copy of Applicant's corresponding patent application No. 0029178.1 filed in Great Britain on November 30, 2000.

Pursuant to 35 U.S.C. § 119, Applicant hereby claims the benefit of the priority filing date of November 30, 2000 for the above-entitled U.S. application.

Respectfully submitted,


February 27, 2002

Lawrence E. Laubscher, Jr.
Registration No. 28,233
1160 Spa Road, Suite 2B
Annapolis, MD 21403
Telephone: (410) 280-6608**CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first class mail in an envelope addressed to: BOX MISSING PARTS, Commissioner for Patents, Washington, D.C. 20231 on February 27, 2002.

Geri Spicknall

Signature



Page Blank (uspto)



INVESTOR IN PEOPLE

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.


Signed *AmBrewer*

Dated 4 December 2001

is Page Blank (uspto)



000 E587304-3 001063
P01/7700 0100-0029178.1



The Patent Office

Cardiff Road
Newport
South Wales
NP10 8QQ

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

1. Your reference

RL.P51409GB

2. Patent application number

(The Patent Office will fill in this part)

0029178.1

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Mitel Corporation
P.O. Box 13089
350 Legget Drive
Kanata, Ontario
Canada
K2K 2W7

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

CANADA

607630006

4. Title of the invention

LOOP VOLTAGE DETECTION CIRCUIT

5. Name of your agent (if you have one)

Marks & Clerk

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Marks & Clerk
4220 Nash Court
Oxford Business Park South
Oxford
OX4 2RU

Patents ADP number (if you know it)

727 1125 001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number
(if you know it)

Date of filing
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

Yes

- a) any applicant named in part 3 is not an inventor, or
 - b) there is an inventor who is not named as an applicant, or
 - c) any named applicant is a corporate body.
- See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form	(none)
Description	10
Claim(s)	4
Abstract	1
Drawing(s)	6-16

10. If you are also filing any of the following, state how many against each item.

Priority documents	(none)
Translations of priority documents	(none)
Statement of inventorship and right to grant of a patent (Patents Form 7/77)	(none)
Request for preliminary examination and search (Patents Form 9/77)	1 ✓
Request for substantive examination (Patents Form 10/77)	(none)
Any other documents (please specify)	(none)

11. I/We request the grant of a patent on the basis of this application.

Signature Mark S. Clerk Date 29 Nov 2000
Marks & Clerk

12. Name and daytime telephone number of person to contact in the United Kingdom Dr. Robert Lind 01865 397900

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

613 230 8821

1

LOOP VOLTAGE DETECTION CIRCUIT

This invention relates to a method and apparatus for a parallel telephone on/off hook detection for customer premises equipment using a loop voltage detection circuit. This invention is suitable for, but not limited to a Data Access Array (DAA), interfacing to a local exchange. The invention detects a transition on Tip with respect to Ring on a telecommunications transmission line, but also ensures that
10 the transition is real and not an undesired glitch, before providing an output.

The following text describes how the invention will work if used in a DAA application when connected to a local exchange. The present invention will hereinafter be referred to as a Loop Voltage Detection circuit (LVD). It can form part of the loop supervision function of a Data Access Array (for example: the Mitel MT91634 used in conjunction with the Mitel MT91633 to provide a Data-Access Array (DAA) solution.)

The invention presents termination to any telephone
20 line conforming to standard telecom protocols in most countries throughout the world. The DAA solution would be used in central office telephone exchange applications, set-top boxes in the home or in fax machines or modems.

The intention of the Loop Voltage Detection circuit is to provide a logic output that can be used to detect whether a telephone connected in parallel to the DAA solution has been taken off-hook. This would cause an alteration to the load presented to the telecom line. Generally the line is supplied by a Subscriber Line Interface Circuit (SLIC)
30 which will be constant current, so as the load is reduced by

613 230 8821

2

the parallel phone the voltage connected across TIP and RING must also reduce to maintain the same current.

There are some requirements from telecom service provider companies to ignore certain conditions on the line that can occur naturally or be forced by the company. The worst case condition known is that the line can be taken open-circuit for up to 200ms and the equipment attached to the line should ignore any glitches in the DC voltage caused by this phenomena. The Loop Voltage Detection circuitry
10 should ignore any changes in line voltage less than 200ms, but provide a pulse for any change in line voltage longer than this period. There are other conditions that occur on the line (or loop) such as TIP/RING polarity reversal, TIP ground and/or RING ground and Ringing. None of these conditions should cause a pulse on the Loop Voltage Detect output. It should be noted that the polarity of TIP/RING can be reversed, and the line voltage change must be detected in both polarities.

According to the present invention, there is
20 provided a system for detecting line status of a telephone terminal in parallel with a second communications terminal at a customer's premises, the telephone and second terminal being connected to the Public Switched Telephone Network (PSTN). The system comprising a DC isolation barrier isolating the PSTN and the telephone from the second terminal; means in the isolation barrier to transfer an analogue representation of voltage values received from the PSTN to a loop detection circuit and detection means in said loop detection circuit to detect a transition in the analogue
30 representations having a duration greater than a selected value.

613 230 8821

3

The invention also provides a system for detecting off-hook status of a telephone connected in parallel with a data transmission terminal at a customer's premise, the telephone and the data transmission terminal being connected to the Public Switched Telephone Network (PSTN). The system comprising a DC isolation barrier isolating the PSTN and the telephone from the data terminals connected in parallel; means in the isolation barrier to generate an analogue representation of Tip and Ring voltage values received from the PSTN; means to pass the analogue representation to a downstream loop detection circuit and detection means in said loop detection circuit to detect a transition in the analogue representation having a duration greater than a selected value wherein a transition in the analogue representation having a duration greater than said selected value indicates that said telephone has gone off-hook.

The invention further provides a method of detecting line status of a telephone terminal connected in parallel with a second communications terminal at a customer's premise, the telephone and second terminal being connected to the Public Switched Telephone Network (PSTN). The method comprising the steps of providing a DC isolation barrier isolating the PSTN and the telephone from the second terminal; generating in the isolation barrier an analogue representation of voltage values received from the PSTN; transferring the analogue representation to a loop detection circuit and detecting, in said loop detection circuit, transitions in the analogue representations having a duration greater than a selected value.

The invention will now be described in detail, by way of example only, with reference to the accompanying drawings, in which:

Figure 1 is a timing diagram showing Tip/Ring transitions that are detected and are not detected by the present invention;

Figure 2 shows an arrangement of the present invention in a telephone subscriber loop in conjunction with a data access arrangement;

10 Figure 3 shows a block diagram representation of the present invention;

Figure 4 shows a schematic representation of the DC isolation barrier portion of the present invention;

Figure 5 shows a schematic representation of the line polarity reversal detection portion of the present invention;

Figure 6 shows a schematic representation of the loop voltage transition detection portion of the present invention;

20 Figure 7 shows a schematic representation of the transition detection time delay portion of the present invention;

Figure 8 is a timing diagram showing the analogue waveform shapes of the signals within the present invention under the condition where the voltage at TIP with respect to RING is changed for less than 200ms;

Figure 9 is a timing diagram showing the analogue waveform shapes of the signals within the present invention under the condition where the voltage at TIP with respect to RING is changed for longer than 200ms; and

30 Figure 10 is a timing diagram showing the analogue waveform shapes of the signals within the present invention

613 230 8821

5

under the condition where the voltage at TIP with respect to RING is changed for longer than 200ms and the polarity of TIP with respect to RING has been reversed.

The block diagram in Figure 3 illustrates how the system detects if a transition occurs on the Loop created by TIP 1 and RING 2. The signal from TIP/RING is divided by 100 while crossing an isolation barrier 3. This is explained in more detail later in the document. The Loop output from this block is used to supply the buffer 4 with a representation of the signal on TIP/RING 5, plus the means 6 to determine the polarity of the signal. The buffer 4 then changes the polarity if necessary for a single orientation of polarity at Rect 7. The Trans. Detect block 8 looks for a transition in the DC voltage of the Rect signal and outputs a pulse at cmpout 9 accordingly. If the pulse is of duration less than 200ms, the Delay block 10 maintains the state of LVD 11. Where a pulse of duration longer than 200ms is detected at cmpout 9, the Delay block 10 forces LVD 11 to change state, indicating a parallel phone has been taken off-hook.

There is a requirement for a DC isolation barrier to be placed between the line side and the equipment side of the DAA, where less than $10\mu\text{A}$ of DC current flows with 100V of DC potential applied to TIP and RING simultaneously with respect to the equipment ground. The barrier is also required to withstand 1500Vrms (60Hz) for 1minute without causing any damage to the external components or the silicon.

The initial task is to get a representation of the DC voltage on TIP 1 with respect to RING 2 across the DC isolation barrier. As the specification states that with 100Vdc applied, the barrier should see no more than $10\mu\text{A}$ of DC current flowing, it is possible to fit resistors 12, 14 in

613 230 8821

6

the barrier providing the total combined DC resistance is greater than 10 MegaOhms. This method is used to pass DC current across the barrier and obtain the representative signal. In the example shown, two resistors 12, 14 of 22 MegaOhms are used but any resistor values can be utilised for future iterations of this product providing the resultant DC resistance is greater than 10 MegaOhms.

The circuit in Figure 4 shows that TIP 1 and RING 2 are both divided by a ratio, and then averaged through two resistors 15, 16 to obtain a single dc level 5 superimposed on a central bias voltage 18. The dc level 5 changes in direct proportion to the voltage on TIP 1 with respect to RING 2 divided by half the ratio. A ratio of 0.02 is chosen to be suitable for this particular application but any division is possible depending on the application to be used. This particular ratio allows TIP 1 and RING 2 to be taken to almost 100V with respect to ground and still have a useful dynamic range at Loop 5 for other applications in the circuit such as ringing detection. As a result, extremes of battery voltage around the world should be within the design limits of this product.

If a parallel phone is taken off-hook the total impedance presented to the line is reduced, therefore TIP 1 will always reduce with respect to RING 2, never increase. If the line polarity can be detected it is possible to use a plus or minus one gain stage and hence ensure that for either polarity, the voltage to detect always changes in the same direction.

It can be seen from the circuit in Figure 4 that while TIP 1 is more positive than RING 2, the Loop 5 output voltage will always be more positive than Vbias 18.

613 230 8821

7

Conversely if TIP 1 is more negative than RING 2 in the reverse polarity condition, the Loop 5 output voltage will always be less than Vbias 18. Using a comparator 19 it is possible to provide a logic output 20 where a logic low indicates a Forward Loop condition and a logic high indicates a Reverse Loop condition. This comparator 19 can then be used to drive an inverting/non-inverting amplifier 21 depending on the polarity as shown in Figure 5.

10 If Loop 5 is more positive than Vbias 18, the comparator output is low, ensuring switch SW1 22 is open and Rect 7 is a function of Loop 5 multiplied by a positive gain. If Loop 5 is negative with respect to Vbias 18, the switch SW1 22 is closed and Rect 7 becomes a function of Loop 5 multiplied by a negative gain. The polarity reversal is therefore eliminated at Rect 7. The current design has an amplification of +/-1 but any amplification could be used depending on the application. The switch 22 can be made up of MOSFET transistors or any other circuit providing current can flow in both directions when the connection is closed.

20 The next process is to detect a negative transition in the TIP 1 voltage with respect to RING 2. This would correspond to a negative transition in the Loop 5 voltage, and hence a negative transition in the Rect 7 voltage. There is no need to detect DC potential, so passing the Rect 7 signal through a high-pass filter 23 will block DC and provide a spike whenever a transition occurs. A new reference potential Vth 24 is provided on the other side of the filter 23 and a comparator 25 used to detect the spike superimposed on the reference potential 24.

30 This is illustrated in Figure 6, where the spike associated with the transition on Rect 7 will appear at HPFout 26,

613 230 8821

8

superimposed on Vbias 18. The detection threshold is set by the two resistors 27, 28 on either side of Vth 24. Vth 24 should be set as close to Vbias 18 as possible to detect the smallest transitions, but far enough away to prevent false triggering due to noise or unwanted signals. It is likely that a large audio signal, and definite that a ringing signal placed on TIP 1 with respect to RING 2 will cause this comparator 25 to trigger, but this is not an issue due to the next stage.

10 The comparator 25 has been designed with an open collector output in order to facilitate the design of the next stage. As a result, for normal operation the comparator 25 causes cmpout 9 to be grounded, and when a transition occurs, the comparator 25 presents a high impedance to cmpout 9. For this application Vth 24 is set to just under 1% above Vbias 18 of the total voltage from Vbias 18 to Vdd 29.

 Figure 7 shows the final stage of the detection circuit. In normal operation cmpout 9 is grounded by the comparator 25 output. Current flows through the series
20 resistor 30 until the capacitor 31 connected to LVP 32 is discharged.

 When a transition occurs the comparator 25 presents a high impedance to cmpout 9. The discharged capacitor 31 begins charging with current sourced through the large pull-up resistor 33 and the series resistor 30. The value of the pull-up resistor 33, the series resistor 30 and the capacitor 31 determine the rate of charge (the input to the comparator 34 connected at LVP 32 is high impedance).

 As the capacitor 31 charges, LVP 32 increases
30 towards Vbias 18 and will eventually trip the comparator 34. The detection time can be altered by changing the capacitor

31 value or either of the resistors 30, 33. The current application is optimised so the end-user can program the detection time by simply changing the capacitor 31 value, where the default design is to require at least 200ms before the comparator 34 is triggered. If the transition is less than 200ms, the comparator 25 immediately grounds cmpout 9, and the capacitor 31 is speedily discharged through the series resistor 30. This ensures compliance with the requirements of telecom service providers described in the introduction. The inverter 36 is required to obtain LVD/ 37.

Timing diagrams for the complete circuit are shown in Figures 8, 9 and 10. The timing diagrams show the timing and analogue waveforms shapes of the circuits described above. The waveforms are not drawn to scale, but are a representation to assist in the understanding of the circuit operation.

In figure 8, the voltage at TIP with respect to RING (TIP-RING) is changed for less than 200 ms and no pulse is presented at LVD.

20 In figure 9, the voltage at TIP with respect to RING (TIP-RING) is changed for longer than 200 ms and a pulse is presented at LVD.

In figure 10, the polarity of TIP with respect to RING has been reversed and voltage at TIP with respect to RING (TIP-RING) is changed for longer than 200 ms. A pulse is presented at LVD.

30 There may be certain signals on the telecom line that will trigger the comparator 25 in Figure 6, but due to the delay it is unlikely that any of these conditions will cause the comparator 34 in Figure 7 to change state. All reasonable audio can be eliminated, but in tests certain very

613 230 8821

10

large ringing signals at 12 Hz have triggered LVD 35. Ringing should only be applied while the DAA chip set is in an on-hook condition during which time the LVD 35 output is disabled, so this will not cause a problem.

The circuit described is a solution that will provide a pulse at the output if the voltage on the telecom line at the input is reduced and remains reduced for more than 200ms typically, but can be programmed for any other reasonable delay that a customer may require. The circuit is also resistant to providing a false output when other normal telecom conditions are applied to TIP 1 and RING 2. In this, it meets the requirements in most applications where if a telephone connected in parallel to the DAA, the DAA must detect this condition and promptly cease transmission in order to free the line.

613 230 8821

11

I Claim:

1. A system for detecting line status of a telephone terminal in parallel with a second communications terminal at a customer's premise, the telephone and second terminal being connected to the Public Switched Telephone Network (PSTN), said system comprising:
a DC isolation barrier isolating the PSTN and the telephone from the second terminal;

means in the isolation barrier to transfer an analogue representation of voltage values received from the PSTN to a loop detection circuit; and

detection means in said loop detection circuit to detect a transition in the analogue representations having a duration greater than a selected value.

2. The system as defined in claim 1 wherein said second terminal is a Data Access Array (DAA) for interfacing data transmission equipment with the PSTN.

3. The system as defined in claims 1 or 2 wherein voltages from the PSTN are Tip and Ring voltages.

4. The system as defined in claim 3 wherein said loop detection circuit includes means to determine, from said analogue representation, polarity information respecting said Tip and Ring voltages in order to correctly orientate said line status.

5. The system as defined in claim 4 wherein said loop detection circuit includes means to detect a transition of said Tip voltage with respect to said Ring voltage.

6. The system as defined in claim 1 wherein said detection means provides an indication of a change in line status of said parallel telephone when said transition in the analogue representation has a duration greater than a selected value.

7. The system as defined in claim 6 wherein said selected value is 200 ms.

8. The system as defined in claim 6 wherein said selected value is programmable.

9. The system as defined in claim 6 wherein an indication of a change of state in line status of said parallel telephone indicates that said parallel telephone has gone off-hook.

10. The system as defined in claim 9 wherein said second terminal is caused to go on-hook upon detection that said parallel telephone has gone off-hook.

11. A system for detecting off-hook status of a telephone connected in parallel with a data transmission terminal at a customer's premise, the telephone and the data transmission terminal being connected to the Public Switched Telephone Network (PSTN), said system comprising:

613 230 8821

13

a DC isolation barrier isolating the PSTN and the telephone from the data terminals connected in parallel;

means in the isolation barrier to generate an analogue representation of Tip and Ring voltage values received from the PSTN;

means to pass the analogue representation to a downstream loop detection circuit; and

detection means in said loop detection circuit to detect a transition in the analogue representation having a duration greater than a selected value wherein a transition in the analogue representation having a duration greater than said selected value indicates that said telephone has gone off-hook.

12. The system as defined in claim 11 wherein said selected value is programmable.

13. The system as defined in claim 12 wherein said selected value is 200 ms.

14. A method of detecting line status of a telephone terminal connected in parallel with a second communications terminal at a customer's premise, the telephone and second terminal being connected to the Public Switched Telephone Network (PSTN), said method comprising the steps of :

providing a DC isolation barrier isolating the PSTN and the telephone from the second terminal;

generating in the isolation barrier an analogue representation of voltage values received from the PSTN;

613 230 8821

14

transferring the analogue representation to a loop detection circuit; and

detecting, in said loop detection circuit, transitions in the analogue representations having a duration greater than a selected value.

15. The method according to claim 14 wherein a transition in the analogue representation having a duration greater than said selected value indicates that said telephone has gone off-hook.

16. The method as defined in claim 15 wherein said selected value is programmable.

17. The method as defined in claim 15 wherein said selected value is 200 ms.

18. A system for detecting line status of a telephone substantially as hereinbefore described with reference to the accompanying drawings.

613 230 8821

ABSTRACT OF THE DISCLOSURE

A system and a method are described for detecting the line status (on-hook/off-hook) of a telephone terminal connected in parallel with a second communications terminal at a customer premises using a loop voltage detection circuit. The telephone terminal and second communications terminal being connected to the Public Switched Telephone Network (PSTN). The system detects a transition on Tip with respect to Ring on a telecommunications transmission line and ensures that the transition is of sufficient duration before providing an output. The system will ignore glitches, transient open circuits, TIP/RING polarity reversal, TIP ground and/or RING ground and Ringing. The system will detect line status for positive or negative TIP/RING polarity.

This Page Blank (uspto)

613 230 8821




Figure 1




Figure 2

This Page Blank (uspto)

613 230 8821




Figure 3.




Figure 4




Figure 5

Page Blank (uspto)

613 230 8821




Figure 6




Figure 7

This Page Blank (usps)

613 230 8821




Figure 8

This Page Blank (uspto)

613 230 8821




Figure 9

This Page Blank (uspto)




Figure 10

This Page Blank (uspto)